



ASJ PTE LTD

LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	
Reference No.	: SYS-ENG-206
Revision No.	: M

ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 2 of 20

1.0	SCOPE.....	3
2.0	PART NUMBERING SYSTEM.....	3
3.0	RATING.....	3
3.1	Rating Power.....	3
3.2	Operating Temperature Range.....	4
3.3	Storage Temperature Range.....	4
3.4	Flammability Rating	4
3.5	Moisture Sensitivity Rating Level	4
3.6	RoHS compliance	4
3.7	Resistance Range, Resistance Tolerance and Temperature Coefficient of Resistance	4
3.8	Rated Voltage.....	4
4.0	MARKING ON PRODUCT.....	5
5.0	COMPONENT DIMENSION	6
5.1	Dimension	6
5.2	Schematic	6
6.0	ELECTRICAL CHARACTERISTICS AND TEST CONDITIONS.....	7 -13
6.1	Reflow Soldering	13
7.0	TAPING.....	14
7.1	Structure of Taping.....	14
7.2	Materials.....	14
7.3	Leader and Trailer Tape.....	15
7.4	Position of Taped Component.....	15
7.5	Tape Dimension.....	16
7.5.1	Paper Tape	16
7.6	Performance of Taping.....	16
7.6.1	Strength of carrier tape and top cover tape	16
7.6.2	Peel force of top cover tape	17
7.6.3	Minimum Bending Radius	17
7.7	Packaging.....	17
7.7.1	Standard Packaging Pan Size	17
7.7.2	Identification	18
7.7.3	Reel Dimension.....	19-20
8.0	APPLICABLE STANDARDS.....	20

ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 3 of 20

1.0 SCOPE

This specification specified thick film chip resistor network used in high density SMD mounting for higher productivity with reduced assembling cost. In case there are discrepancies in specifications between this specification and the customer's specifications, the latter shall precede.

2.0 PART NUMBERING SYSTEM

Part Numbering is made in accordance with the following system:

<u>YCN</u>	<u>XX</u>	<u>X</u>	-	<u>XXXX</u>	-	<u>X</u>	<u>X</u>
Resistor Network	Type	No.of Resistor		Resistance Value Code		Tolerance	Packaging
YCN-Convex	01, 10, 16, 32	2, 4, 8		See clause 4.0		F - ±1% G - ±2% J - ±5% Z - Zero ohm	E - 4K L - 5K K - 10K

3.0 RATING

3.1 Rated Power

Table 1

(a) Zero Ohm Jumper Rated Power

Type	Rated Current	Dielectric Withstanding Voltage	Resistance Tolerance
YCN01	0.5A	300V	≤ 50 mΩ
YCN10	1A	300V	< 50 mΩ
YCN16	1A	300V	< 50 mΩ
YCN32	1A	500V	< 50 mΩ

(b) Resistor Rated Power

Type	Rated Power	Max. Working Voltage	Max.Overload Voltage
YCN01	1/32W	12.5V	25V
YCN10	1/16W	25V	50V
YCN16	1/10W	50V	100V
YCN32	1/8W	200V	400V

Rated Power shall be the load power corresponding to nominal wattage suitable for continuous use at 70°C ambient temperature. In case the ambient temperature exceeds 70°C, reduce the load power in accordance with Derating curve in Fig. 1.

Fig.1 Power Derating Characteristics

ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 5 of 20

4.0 MARKING ON PRODUCT

The nominal resistance shall be marked on the surface of each resistor.

Table 3 Marking on product

Part Number	Color	Marking
YCN01 YCN10 YCN16 YCN32	Light Brown	← Tolerance : ±1.0% (F) Marking by four numerals ↑ Tolerance: ±2.0% (G), ±5.0% (J) Marking by three numerals → Chip jumper resistor The marking used shall be 0

4.1 Numeric Numbering

4.1.1 2% & 5% Tolerance: *Three Numerals Marking Standard*

First 2 digits are significant figures, third digit is number of zeros. Letter R is decimal point.

Example:

<i>Nominal Resistance</i>	<i>Marking</i>	<i>Remarks</i>
1 Ω	1R0	$1 \times 10^0 = 1$
10 Ω	100	$10 \times 10^0 = 10$
100 Ω	101	$10 \times 10^1 = 100$
4.7K Ω	472	$47 \times 10^2 = 4700$
47K Ω	473	$47 \times 10^3 = 47000$
470K Ω	474	$47 \times 10^4 = 470000$
4.7M Ω	475	$47 \times 10^5 = 4700000$

4.1.2 0.5% & 1% Tolerance: *Four Numerals Marking Standard*

First 3 digits are significant figures; fourth digit is number of zeros.

Example:


<i>Nominal Resistance</i>	<i>Marking</i>	<i>Remarks</i>
1 Ω	1R00	$1 \times 10^0 = 1$
10 Ω	10R0	$10 \times 10^0 = 10$
100 Ω	1000	$100 \times 10^0 = 100$
4.7K Ω	4701	$470 \times 10^1 = 4700$
47K Ω	4702	$470 \times 10^2 = 47000$
470K Ω	4703	$470 \times 10^3 = 470000$
1M Ω	1004	$100 \times 10^4 = 1000000$

ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 6 of 20

5.0 COMPONENT DIMENSION

5.1 Dimension


YCN TYPE (CONVEX)



Type	Number of resistor	A	B	C	D	E	F	G
YCN01	2	0.35±0.10	0.80±0.10	(0.50)	0.60±0.10	0.30±0.05	0.15±0.10	0.15±0.05
YCN10	2	0.30±0.10	1.00±0.10	0.50±0.10	1.00±0.10	0.30±0.10	0.15±0.10	0.25±0.10
	4	0.33±0.10	2.00±0.10	0.50±0.10	1.00±0.10	0.40±0.10	0.20±0.10	0.25±0.10
	8	0.25±0.10	1.00±0.20	0.50±0.10	1.00±0.10	0.45±0.10	0.25±0.10	0.25±0.10
YCN16	2	0.50±0.15	1.60±0.20	0.80±0.05	1.60±0.20	0.50±0.10	0.30±0.15	0.30±0.15
	4	0.50±0.15	3.20±0.20	0.80±0.05	1.60±0.20	0.50±0.10	0.30±0.15	0.30±0.15
YCN32	4	1.10±0.15	5.08±0.20	1.27±0.05	3.20±0.20	0.60±0.10	0.50±0.20	0.50±0.15


Unit of Measurement: mm

5.2 Schematic




ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 7 of 20

6.0 ELECTRICAL CHARACTERISTICS AND TEST CONDITIONS

CHARACTERISTICS		SPECIFICATIONS		TESTING CONDITIONS														
		Zero Ohm	Resistance															
1	Resistance Value	$\leq 50 \text{ m}\Omega$	Resistance accuracy being fully rely with respect to tolerance of resistor.	JIS C 5202 5.1 Application time to be within 5 secs . Applied Voltage for resistance measurement :														
				<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">$<10\Omega$</td> <td style="width: 50%;">0.1V</td> </tr> <tr> <td>10~99Ω</td> <td>0.3V</td> </tr> <tr> <td>100~999</td> <td>1.0V</td> </tr> <tr> <td>1K~ 9.9K</td> <td>3.0 V</td> </tr> <tr> <td>10K~</td> <td>10.0 V</td> </tr> <tr> <td>99.9K</td> <td>30.0 V</td> </tr> <tr> <td>100K~99</td> <td>50.0 V</td> </tr> <tr> <td>9K</td> <td></td> </tr> <tr> <td>1M & Over</td> <td></td> </tr> </table>	$<10\Omega$	0.1V	10~99 Ω	0.3V	100~999	1.0V	1K~ 9.9K	3.0 V	10K~	10.0 V	99.9K	30.0 V	100K~99	50.0 V
$<10\Omega$	0.1V																	
10~99 Ω	0.3V																	
100~999	1.0V																	
1K~ 9.9K	3.0 V																	
10K~	10.0 V																	
99.9K	30.0 V																	
100K~99	50.0 V																	
9K																		
1M & Over																		
2	Resistance Temperature Coefficient	NA	Refer Section 3.4 Table 2	JIS C 5202 5.2 Measure R at $t_0=25^{\circ}\text{C}$ and after 45 minutes measure R at $t=125^{\circ}\text{C}$. <i>Calculation :</i> $\text{TCR}(\text{ppm}/^{\circ}\text{C}) = \frac{R-R_0}{R_0} * \frac{1}{t-t_0} * 10^6$														
3	Short Time Overload	$\leq 50 \text{ m}\Omega$	$\pm(1\%+0.05\Omega)$ YCN01: 0.5%, 1%: $\pm(1.0\% + 0.05\Omega)$ 2%, 5% : $\pm (2.0\% + 0.10\Omega)$	JIS C 5202 5.5 Apply at 2.5 times rated voltage for 5 seconds. Applied voltage shall not exceed maximum overload voltage or current.														
4	Insulation Resistance	$> 10\text{G } \Omega$		JIS C 5202 5.6 Apply 100V \pm 15VDC for 1 minutes 														

ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 8 of 20

5	Dielectric Withstanding Voltage	No failure of resistor such as short-circuit, burning, breakdown.		<p>JIS C 5202 5.7 Apply 300VAC for 1 minutes \pm 10secs.</p> 	
		$\leq 50 \text{ m}\Omega$	$\pm(1\%+0.05\Omega)$		
6	Noise	NA	1~9 Ω	<-10dB (0.32 $\mu\text{v/v}$)	<p>JIS C 5202 5.9 $V_n(\text{dB}) = T - f(T-S) - D$</p>
			10~99 Ω	<-5dB (0.52 $\mu\text{v/v}$)	
			100~999 Ω	<0dB (1.0 $\mu\text{v/v}$)	
			1K~9.9K Ω	<10dB (3.2 $\mu\text{v/v}$)	
			10K~99.9K Ω	<18dB (5.6 $\mu\text{v/v}$)	
			100K~999.9K Ω	<20dB (10 $\mu\text{v/v}$)	
			>1M Ω	<30dB (32 $\mu\text{v/v}$)	
			7	Terminal Strength - Bend Test	
8	Resistance to soldering heat	$\leq 50\text{m}\Omega$	$\pm(1\%+0.05\Omega)$		<p>JIS C 5202 6.10 A) Solder bath method Preheat: 120\pm10 °C for 40 secs. Resistor dipped entirely in solder bath of 260\pm5°C for 10\pm1sec.</p> <p>B) Reflow soldering method Peak : 250$_{-0}^{+5}$ °C 230\pm5°C for 30 - 40secs.</p> <p>C) Soldering Iron method Bit temp.: 350\pm10°C Application time of soldering iron is 3 \pm 1 sec.</p> <p>After which the sample shall be left at ambient temperature for 1~ 2 hrs before measurement.</p>



ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 9 of 20

9	Solderability	$\geq 95\%$ Coverage		Precondition by baking 4 hours at 155°C. IEC 60068-2-58 Solder bath method : Solder : Sn-3Ag-0.5Cu Flux : 25% Colophony, 75% 2-Propanol by weight. 245±5°C for 2 ₋₀ ⁺¹ sec
10	Resistance to Solvent	$\leq 50\text{m}\Omega$	$\pm(1\%+0.05\Omega)$ Marking shall be legible without mechanical damage in appearance.	JIS C 5202 6.9 Immerse in 20°C~25°C Isopropyl Alcohol solvent for 60±10secs.
11	Low Temperature	$\leq 50\text{m}\Omega$	$\pm(1\%+0.05\Omega)$	JIS C 5202 7.1 -55±5°C for 1000 ₋₀ ⁺⁴⁸ hours Sample shall be left at ambient temperature for 1~2 hrs after test before measuring final resistance.
12	Low Temperature with Load	$\leq 50\text{m}\Omega$	$\pm(1\%+0.05\Omega)$	JIS C 5202 7.1 -55±5°C for 90 minutes, 0.1 rated continuous working voltage as per 3.5 shall be applied for 45 ₋₀ ⁺⁵ minutes. Voltage Sample shall be left at ambient temperature for ≈ 8 hrs after the removal of the voltage for 15 ₋₀ ⁺⁵ before measuring final resistance.
13	High Temperature	$\leq 100\text{m}\Omega$	$\pm(1\%+0.05\Omega)$	JIS C 5202 7.2 125±5°C for 1000 ₋₀ ⁺⁴⁸ hours Sample shall be left at ambient temperature for 1~2 hrs after test before measuring final resistance.

ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 10 of 20

14	Thermal Shock (Temperature Cycling)	$\leq 50\text{m}\Omega$	$\pm(0.5\%+0.05\Omega)$ for 1% tolerance resistor $\pm(1\%+0.05\Omega)$ for 2%, 5% tolerance resistor	JIS C 5202 7.4 <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Step</th> <th style="text-align: center;">Temp. (°C)</th> <th style="text-align: center;">Time (Minute)</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">-55±5</td> <td style="text-align: center;">30 mins</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">25±5</td> <td style="text-align: center;">5 mins max</td> </tr> <tr> <td style="text-align: center;">3</td> <td style="text-align: center;">155±5</td> <td style="text-align: center;">30 mins</td> </tr> <tr> <td style="text-align: center;">4</td> <td style="text-align: center;">25±5</td> <td style="text-align: center;">5 mins max</td> </tr> </tbody> </table> Repeat step 1 to 4 for 5 cycles	Step	Temp. (°C)	Time (Minute)	1	-55±5	30 mins	2	25±5	5 mins max	3	155±5	30 mins	4	25±5	5 mins max
Step	Temp. (°C)	Time (Minute)																	
1	-55±5	30 mins																	
2	25±5	5 mins max																	
3	155±5	30 mins																	
4	25±5	5 mins max																	
15	Resistance to damp Heat (Humidity)	$\leq 100\text{m}\Omega$	$\pm(0.5\%+0.05\Omega)$ for 1% tolerance resistor $\pm(2.0\%+0.05\Omega)$ for 2%, 5% tolerance resistor	JIS C 5202 7.5 40±5°C and 90~95%RH for 1000± ₀ ⁴⁸ hours Sample shall be left at ambient temperature for 1~ 2 hrs after test before measuring final resistance.															
16	Loadlife	$\leq 100\text{m}\Omega$	$\pm(1.0\%+0.05\Omega)$ for 1% tolerance resistor $\pm(3.0\%+0.1\Omega)$ for 2%, 5% tolerance resistor	JIS C 5202 7.10 At 70±5°C Apply DC rated voltage at 90minutes On, 30minutes Off for 1000± ₀ ⁴⁸ hours Sample shall be left at ambient temperature for 1~ 2 hrs after test before measuring final resistance.															
17	Intermittent Overload (YCN01)	50mΩ Lower	$\pm(5.0\% + 0.10\Omega)$	JIS C5201-1 4.13 Put the tested resistor in chamber under temperature 25+2°C and load 2.5 times rated DC voltage for 1sec on, 25sec off, 10000 ₀ ⁺⁴⁰⁰ test cycles, then it be left at no- load for 1 hour, then measure its resistance variance rate.															

ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 11 of 20

18	Joint strength of solder (YCN01)	50mΩ Lower	<p>Test item 1:</p> <ol style="list-style-type: none"> 1. $\Delta R\% = \pm (1.0\% + 0.05\Omega)$ 2. No evidence of mechanical damage. No terminal peel off. <p>Test item 2:</p> <ol style="list-style-type: none"> 1. $\Delta R\% = \pm (1.0\% + 0.05\Omega)$ 2. No evidence of mechanical. No terminal peel off and core body cracked. <p>Test item 3:</p> <ol style="list-style-type: none"> 1. Adhesion <p>After application of temperature cycle, adhesion should be 50% or more of initial strength.</p> <ol style="list-style-type: none"> 2. Bending strength: After application of temperature cycle, bending load should be 50% or more of initial strength. 	<p>JIS-C5201-1 4.32 & 4.33</p> <p>Put the tested resistor in the apparatus of PCT, at a temperature of 105oC, humidity of 100% RH, and pressure of 1.22 x 105 Pa for duration of 4hours. Then after left the tested resistor in room temperature for 2 hours or more.</p> <p>Test method:</p> <p>(A) Test item 1 (Adhesion): A static load using a R0.5 scratch tool shall be applied on the core of the component and in the direction of the arrow and held for 10sec and under load measure its resistance variance rate: 1. YCN 01 = 5N load</p>  <p>(B) Test item 2 (Bending Strength) Solder tested resistor on the PC board, add force in the middle down, and under load measure its resistance variance rate. YCN01, D = 3mm</p>  <p>(C) Test item 3 (Endurance measurement): Put the tested resistor in the chamber under the temperature cycle which shown in Table 1 shall be repeated 1000± 4 times consecutively. Then separate follow test item 1 and test item 2 50% condition to test, measured its resistance variance rate.</p>
----	----------------------------------	---------------	--	---

ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 12 of 20


				Table 1 Temperature cycle test condition								
				<table border="1"> <tr> <td></td> <td>Testing condition</td> </tr> <tr> <td>Lowest temperature</td> <td>$-35 \pm 5^{\circ}\text{C}$</td> </tr> <tr> <td>Highest temperature</td> <td>$105 \pm 5^{\circ}\text{C}$</td> </tr> <tr> <td>Temperature – retaining time</td> <td>15 minutes each</td> </tr> </table>		Testing condition	Lowest temperature	$-35 \pm 5^{\circ}\text{C}$	Highest temperature	$105 \pm 5^{\circ}\text{C}$	Temperature – retaining time	15 minutes each
	Testing condition											
Lowest temperature	$-35 \pm 5^{\circ}\text{C}$											
Highest temperature	$105 \pm 5^{\circ}\text{C}$											
Temperature – retaining time	15 minutes each											
19	Leaching test (YCN01)	1. Solder coverage over 95%. 2. The underlying material (such as ceramic) shall not be visible at the crest corner area of electrode.		The tested resistor is immersed into molten solder of $260 \pm 5^{\circ}\text{C}$ for 30 seconds. Then the resistor is left as placed under microscope to observe its solder area.								
20	Resistance to dry heat (YCN01)	50mΩ Lower	$\pm(1.0\%+0.05\Omega)$ for 0.5%, 1% tolerance resistor $\pm(2.0\%+0.1\Omega)$ for 2%, 5% tolerance resistor	JIS-C5201-1 4.25 Put tested resistors in chamber under temperature $155 \pm 5^{\circ}\text{C}$ for 96 ± 4 hours. Then leaving in room temperature for 60 minutes, and measure its resistance variance rate								
			No evidence of mechanical damage.									
21	Loading Life in Moisture (YCN01)	50mΩ Lower	$\pm(2.0\%+0.10\Omega)$ for 0.5%, 1% tolerance resistor $\pm(3.0\%+0.10\Omega)$ for 2%, 5% tolerance resistor	JIS-C5201-1 4.24 Put the tested resistor in the chamber under temperature $40\pm 2^{\circ}\text{C}$, relative humidity 90~95% and load the rated voltage 90minutes on, 30minutes off, total 1000 hours. Then leaving the tested resistor in room temperature for 60minutes, and measure its resistance variance rate.								
			No evidence of mechanical damage.									
22	Whisker test (YCN 01)	Max 50μm		(A) Test item 1(Thermal Shock test):								
				<table border="1"> <tr> <td>Min storage temp.</td> <td>$-40 \pm 2^{\circ}\text{C}$</td> </tr> <tr> <td>Max storage temp.</td> <td>$85 \pm 2^{\circ}\text{C}$</td> </tr> <tr> <td>Temp.- retaining time</td> <td>7 mins</td> </tr> <tr> <td>No. of temp. cycles</td> <td>1,500</td> </tr> </table>	Min storage temp.	$-40 \pm 2^{\circ}\text{C}$	Max storage temp.	$85 \pm 2^{\circ}\text{C}$	Temp.- retaining time	7 mins	No. of temp. cycles	1,500
			Min storage temp.	$-40 \pm 2^{\circ}\text{C}$								
			Max storage temp.	$85 \pm 2^{\circ}\text{C}$								
			Temp.- retaining time	7 mins								
No. of temp. cycles	1,500											

ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 13 of 20

			(B) Test item 2 (Constant temperature/ humidity test)	
			Temperature	85°C
			Humidity	85%
			Testing duration	500 ± 4 hours
			(C) Inspection: Inspect for whisker formation on specimens that underwent the acceleration test specified in sub clause 4.2, with a magnifier (stereomicroscope) of about 40 or higher magnification. If judgment is hard in this method, use a scanning electron microscope (SEM) of about 1,000 higher magnifications.	

6.1 Soldering Profile

6.1.1 Reflow Soldering




ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 14 of 20

7.0 TAPING

7.1 Structure of Taping

Taping of Rectangularly Punched Carrier System



7.2 Materials

- (1) Every taping shall consist of materials as shown in Table 4.
- (2) Every taping shall not adversely affect the mechanical, electrical and solderability performances.
- (3) Materials of taping shall generate no statics.
- (4) The taped products are stored at a temperature -5 to +40°C and a relative humidity 40 to 60% without exposing to direct sunlight and, after such conditioning, the tape shall show no deterioration in performances such as change in adhesion force or peel forces.

Table 4 Materials of Taping

Type	Carrier Tape	Top Cover Tape	Bottom Cover Tape
Taping of Rectangularly Punched Carrier System	Paper	Thermal adhesion polyester	Thermal adhesion paper


ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 15 of 20

7.3 Leader and Trailer Tape

- 1) Leader Tape The length of leader tape shall be at least 400 mm including 20 or more of rectangular holes (component compartments) in which no component is placed. The 20 or more empty component compartments shall be sealed with the top cover tape (see Fig. 2).
- 2) Trailer Tape The trailer tape at the hub of reel shall be least 40 mm in length including carrier tape with empty component compartments. The empty component compartments shall be sealed with the top cover tape.

The last portion of the carrier tape shall release from the reel hub.


Fig. 2 Explanation of Leader and Trailer Tape



7.4 Position of Taped Component

Position of Taped component The angle made by the center line of taped component and the center line of component compartment shall not exceed 20 degrees (see Fig. 3).


Fig. 3 Angle between Center Line of Component and Center Line of Component compartment



ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 16 of 20

7.5 Tape Dimension

7.5.1 Paper Tape



Remark: Pitch tolerance over any 10 pitches of P_0 is ± 0.20 mm

Type	No of resistor	A	B	W	E	F	T	P_0, P_1	P_2	ϕD
YCN01	2	0.90 ± 0.10	0.70 ± 0.10	8.00 ± 0.20	1.75 ± 0.10	3.50 ± 0.05	0.43 ± 0.10	2.00 ± 0.10 4.00 ± 0.05	2.00 ± 0.05	1.50 ± 0.10
YCN10	2	1.20 ± 0.10	1.20 ± 0.10	8.00 ± 0.20	1.75 ± 0.10	3.50 ± 0.05	0.45 ± 0.10	4.00 ± 0.10	2.00 ± 0.05	1.50 ± 0.10
	4	2.20 ± 0.10	2.00 ± 0.20	8.00 ± 0.20	1.75 ± 0.10	3.50 ± 0.05	0.45 ± 0.10	4.00 ± 0.10	2.00 ± 0.05	1.50 ± 0.10
	8	4.30 ± 0.20	1.90 ± 0.20	12.0 ± 0.20	1.75 ± 0.10	5.5 ± 0.05	0.60 ± 0.10	4.00 ± 0.10	2.00 ± 0.05	1.50 ± 0.10
YCN16	2	1.90 ± 0.10	1.90 ± 0.20	8.00 ± 0.20	1.75 ± 0.10	3.50 ± 0.05	0.75 ± 0.10	4.00 ± 0.10	2.00 ± 0.05	1.50 ± 0.10
	4	3.50 ± 0.10	2.00 ± 0.20	8.00 ± 0.20	1.75 ± 0.10	3.50 ± 0.05	0.75 ± 0.10	4.00 ± 0.10	2.00 ± 0.05	1.50 ± 0.10
YCN32	4	5.60 ± 0.20	3.50 ± 0.20	12.00 ± 0.30	1.75 ± 0.10	5.50 ± 0.05	0.75 ± 0.10	4.00 ± 0.10	2.00 ± 0.05	1.50 ± 0.10

Unit of Measurement: mm

7.6 Performance of Taping

7.6.1 Strength of carrier tape and top cover tape

When a tensile force of 10N (1.02 kgf) is applied in the direction of unreeling the tape, the carrier tape and top cover tape shall withstand this force.

7.6.2 Peel force of top cover tape

The peel force of top cover tape shall be 0.1N to 0.7N (10 to 70 gf) when the top cover tape is pulled at a speed of 200mm/min with the angle between the tape during peel and the direction of unreeling maintained at 165 to 180 degree as illustrated in Fig 4.




Fig. 4 Peeling Test


7.6.3 Minimum Bending Radius

When the tape is bent with the minimum bending radius specified in Fig 5 and Table 5, components shall maintain their position and shall be free from abnormalities such as damage.

Table 5

Type	Minimum Bending Radius
YCN32	25.0 mm
YCN16	30.0 mm
YCN10	40.0 mm

Fig. 5 Explanation of Minimum Bending Radius



7.7 Packaging

7.7.1 Standard Packaging Pan Size

Packaging	No. of Resistor	2	4	8
Tape	YCN01	10000	-	-
	YCN10	10000	10000	5000, 10000
	YCN16	5000	5000	-
	YCN32	-	4000	-

ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 18 of 20

7.7.2 Identification

A label indicating product type, resistance value and tolerance shall be pasted on the surface of each reel.



How to read lot Number:

XXXX	XX	XX	XXXX
Year	Mth	Day	Serialize Number



Lot Number : 8 digits running numbers


Date Code : YYYYMMDD

YYYY - Year
MM - Month
DD - Date

ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 19 of 20

7.7.3 Reel Dimension

(A) Type YCN 10, YCN 16, YCN 32




TYPE	NO OF RESISTOR	A	B	C	D	W	W ₁	t	r
YCN10	2	$\phi 178 \pm 2.0$	$\phi 60 \pm 0.1$	13 ± 0.2	2.0 ± 0.5	11 ± 1.0	14.4 max	1.0 ± 0.1	1.0
	4	$\phi 178 \pm 2.0$	$\phi 60 \pm 0.1$	13 ± 0.2	2.0 ± 0.5	11 ± 1.0	14.4 max	1.0 ± 0.1	1.0
	8	$\phi 178 \pm 2.0$	$\phi 80 \pm 0.1$	13 ± 0.2	2.0 ± 0.5	16.5 ± 1.5	20.0 max	1.0 ± 0.1	1.0
YCN16	2	$\phi 178 \pm 2.0$	$\phi 60 \pm 0.1$	13 ± 0.2	2.0 ± 0.5	11 ± 1.0	14.4 max	1.0 ± 0.1	1.0
	4	$\phi 178 \pm 2.0$	$\phi 60 \pm 0.1$	13 ± 0.2	2.0 ± 0.5	11 ± 1.0	14.4 max	1.0 ± 0.1	1.0
YCN32	4	$\phi 178 \pm 2.0$	$\phi 60 \pm 0.1$	13 ± 0.2	2.0 ± 0.5	11 ± 1.0	14.4 max	1.0 ± 0.1	1.0

Unit of Measurement : mm

ASJ	LEAD FREE CHIP RESISTOR NETWORK SPECIFICATION	REV: M
	DOC NO: SYS-ENG-206	PAGE: 20 of 20

(B) Type YCN 01



Reel Type / Tape	Wa	M	A	B	C	D
7" reel for 8mm tape	9.0 ± 0.5	178 ± 2.0	2.0 ± 0.5	13.5 ± 0.5	21.0 ± 0.5	60.0 ± 1.0

Unit of Measurement : mm

8.0 APPLICABLE STANDARDS

JIS C 5202	Test Methods of Fixed Resistors for Electronic Equipment.
JIS C 0806	Packaging of Electronic Components on continuous tapes (surface mount devices).
MIL-STD-202	Test Methods for Electronic and Electrical Parts.
IPC/JEDEC J STD 020B	Moisture / Reflow sensitivity classification for non hermetic solid state surface mount devices.
2002/95/EC	RoHS Directive
IEC 60068-2-58	Solderability